EPSRC logo

Details of Grant 

EPSRC Reference: GR/L59658/01
Title: ROPA: NON-STANDARD INTERPRETATION TECHNIQUES FOR RECONFIGURABLE HARDWARE DESIGN
Principal Investigator: Luk, Professor W
Other Investigators:
Researcher Co-Investigators:
Project Partners:
Department: Computing
Organisation: Imperial College London
Scheme: ROPA
Starts: 01 October 1997 Ends: 30 June 2000 Value (£): 135,966
EPSRC Research Topic Classifications:
VLSI Design
EPSRC Industrial Sector Classifications:
No relevance to Underpinning Sectors
Related Grants:
Panel History:  
Summary on Grant Application Form
Advanced reconfigurable hardware devices are becoming widely used in industry and in academia, because they allow short design cycles, low development costs and in-situ upgrades. This project assesses the viability and potential of non-standard interpretation techniques for analysing and synthesising reconfigurable designs, particularly those involving reconfiguration at run time. Such techniques offer a coherent framework for various tools, such as performance and resource estimators and optimisers, and enable them to be formally verified. Both compile-time and run-time techniques will be studied to improve the effectiveness, reliability and extensibility of future design tools.
Key Findings
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
Potential use in non-academic contexts
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
Impacts
Description This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
Summary
Date Materialised
Sectors submitted by the Researcher
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
Project URL:  
Further Information:  
Organisation Website: http://www.imperial.ac.uk