| EPSRC Reference: |
GR/M93758/01 |
| Title: |
MODELLING AND VERIFICATION OF INTERCONNECTS FOR SYSTEM ON-CHIP ARCHITECTURES |
| Principal Investigator: |
Eder, Professor K |
| Other Investigators: |
|
| Researcher Co-Investigators: |
|
| Project Partners: |
|
| Department: |
Computer Science |
| Organisation: |
University of Bristol |
| Scheme: |
Standard Research (Pre-FEC) |
| Starts: |
01 March 2000 |
Ends: |
31 May 2003 |
Value (£): |
51,411
|
| EPSRC Research Topic Classifications: |
| Microsystems |
System on Chip |
| VLSI Design |
|
|
| EPSRC Industrial Sector Classifications: |
| Electronics |
No relevance to Underpinning Sectors |
|
| Related Grants: |
|
| Panel History: |
|
|
Summary on Grant Application Form |
|
Investigation of formal techniques that support the design of System-on-Chip (SOC) architectures, in particular on-chip interconnects. SOCs integrate a number of co-operating modules on a single chip; typically dedicated for a specific domain, e.g. multimedia processing. These modules are linked via a high-speed processing with real time communication and provide a challenging application. A variety of formal approaches to modelling, analysis and verification of general hardware and communication systems exits, their practical use of formal techniques by integrating different approaches in a uniform verification environment specialised to support SOC design. The first project stage develops a modelling framework that can be used to represent the functional behaviour of a SOC, as well as its performance analysis. The system will be tested using a formal model of a multimedia SOC. A CCS/CSP-based modelling language and techniques based on the observational behaviour paradigm are expected to be suitable.
|
|
Key Findings |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Potential use in non-academic contexts |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Impacts |
|
| Description |
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk |
| Summary |
|
| Date Materialised |
|
|
|
|
Sectors submitted by the Researcher |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
| Project URL: |
|
| Further Information: |
|
| Organisation Website: |
http://www.bris.ac.uk |