| EPSRC Reference: |
EP/M00113X/1 |
| Title: |
Error-tolerant Stream Processing System Design (ESP-SD) |
| Principal Investigator: |
Andreopoulos, Professor Y |
| Other Investigators: |
|
| Researcher Co-Investigators: |
|
| Project Partners: |
|
| Department: |
Electronic and Electrical Engineering |
| Organisation: |
UCL |
| Scheme: |
Standard Research |
| Starts: |
03 November 2014 |
Ends: |
02 November 2017 |
Value (£): |
469,400
|
| EPSRC Research Topic Classifications: |
| Computer Sys. & Architecture |
|
|
| EPSRC Industrial Sector Classifications: |
| Electronics |
Information Technologies |
|
| Related Grants: |
|
| Panel History: |
| Panel Date | Panel Name | Outcome |
|
03 Jun 2014
|
EPSRC ICT Responsive Mode - June 2014
|
Announced
|
|
|
Summary on Grant Application Form |
The energy dissipation and fault rates in future CMOS integration are expected to require the abandonment of traditional system reliability in favour of approaches that control errors across the application, runtime support, and system architecture. Commercial stakeholders of stream processing applications, such as multimedia analysis & retrieval and webpage ranking systems, already feel the strain of inadequate system-level scaling and robustness under increasing user demand. While such applications can tolerate certain imprecision (errors) in their calculations, this aspect is currently not used for system scalability and resilience.
The ESP-SD project will derive theory, methods, and a prototype set of tools for scalable adjustment of computation and error-propagation in stream processing applications operating under a fault-generating computing environment. This will be achieved via the following innovations:
* stochastic models of error tolerance in algorithms for multimedia and linked-data analytics (used in audio/video matching, semantic multimedia retrieval, webpage ranking systems, etc.);
* new forms of accelerated error-tolerant computation within numerical stream processing libraries;
* opportunistic designs for compiler and runtime support offering graceful resilience to runtime errors.
ESP-SD aims for up to two orders of magnitude of throughput and energy scaling against conventional processing (under the same platform), with application results that are reliable in a stochastic sense. That is, all mechanisms for acceleration, energy saving and reliability in ESP-SD are geared towards minimizing the "expected" error in applications, and not the worst-case error.
The project will derive practical designs demonstrating its impact, examples of which are provided in the "Impact Summary" and the "Pathways to Impact" on JeS.
|
|
Key Findings |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Potential use in non-academic contexts |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Impacts |
|
| Description |
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk |
| Summary |
|
| Date Materialised |
|
|
|
|
Sectors submitted by the Researcher |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
| Project URL: |
|
| Further Information: |
|
| Organisation Website: |
|